

# **Serial EEPROM Series Standard EEPROM**

# I<sup>2</sup>C BUS EEPROM (2-Wire)

# BR24Gxxx-3A (128K 256K 1M)

## **General Description**

BR24Gxxx-3A is a serial EEPROM of I<sup>2</sup>C BUS Interface Method

#### **Features**

- All controls available by 2 ports of serial clock(SCL) and serial data(SDA)
- Other devices than EEPROM can be connected to the same port, saving microcontroller port
- 1.7V to 5.5V Single Power Source Operation most suitable for battery use
- 1.7V to 5.5V wide limit of operating voltage, possible 1MHz operation
- Page Write Mode useful for initial value write at factory shipment
- Self-timed Programming Cycle
- Low Current Consumption
- Prevention of Write Mistake
  - Write (Write Protect) Function added
  - Prevention of Write Mistake at Low Voltage
- More than 1 million write cycles
- More than 40 years data retention
- Noise filter built in SCL / SDA terminal
- Initial delivery state FFh

# Packages W(Typ) x D(Typ)x H(Max)





DIP-T8

9.30mm x 6.50mm x 7.10mm

**TSSOP-B8** 3.00mm x 6.40mm x 1.20mm





SOP8

5.00mm x 6.20mm x 1.71mm

# **TSSOP-B8J** 3.00mm x 4.90mm x 1.10mm





SOP-J8

4.90mm x 6.00mm x 1.65mm

# MSOF





CCOD DO

3.00mm x 6.40mm x 1.35mm



### VSON008X2030

2.00mm x 3.00mm x 0.60mm

Figure 1.

# **Page Write**

Number of Pages	64Byte	256Byte
Product Number	BR24G128-3A BR24G256-3A	BR24G1M-3A

#### BR24G128-3A

Capacity	Bit Format	Туре	Power Source Voltage	Package
		BR24G128-3A		DIP-T8
		BR24G128F-3A		SOP8
		BR24G128FJ-3A		SOP-J8
128kbit	BR24G128F BR24G128F BR24G128F	BR24G128FV-3A	4.7)(1.5.5)(	SSOP-B8
120KDII		16k×8 BR24G128FVT-3A BR24G128FVJ-3A	TSSOP-B8	
			TSSOP-B8J	
		BR24G128FVM-3A		MSOP8
		BR24G128NUX-3A		VSON008X2030

## BR24G256-3A

Capacity	Bit Format	Туре	Power Source Voltage	Package
		BR24G256-3A		DIP-T8
		BR24G256F-3A		SOP8
256kbit	32k×8	BR24G256FJ-3A	1.7V to 5.5V	SOP-J8
		BR24G256FV-3A		SSOP-B8
		BR24G256FVT-3A		TSSOP-B8

## BR24G1M-3A

	<b>0</b> 7 t			
Capacity	Bit Format	Туре	Power Source Voltage	Package
		BR24G1M-3A		DIP-T8
1Mbit	128k×8	BR24G1MF-3A	1.7V to 5.5V	SOP8
		BR24G1MFJ-3A		SOP-J8

Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Rating	Unit	Remark
Supply Voltage	Vcc	-0.3 to +6.5	V	
		0.45 (SOP8)		Derate by 4.5mW/°C when operating above Ta=25°C
		0.45 (SOP-J8)		Derate by 4.5mW/°C when operating above Ta=25°C
		0.30 (SSOP-B8)		Derate by 3.0mW/°C when operating above Ta=25°C
Dower Dissipation	Pd	0.33 (TSSOP-B8)	W	Derate by 3.3mW/°C when operating above Ta=25°C
Power Dissipation	Fu	0.31 (TSSOP-B8J)	VV	Derate by 3.1mW/°C when operating above Ta=25°C
		0.31 (MSOP8)	Derate by 3.1mW/°C when operating above Ta=25°C	
	=	0.30 (VSON008X2030)		Derate by 3.0mW/°C when operating above Ta=25°C
		0.80 (DIP-T8)		Derate by 8.0mW/°C when operating above Ta=25°C
Storage Temperature	Tstg	-65 to +150	°C	
Operating Temperature	Topr	-40 to +85	°C	
Input Voltage / Output Voltage	-	-0.3 to Vcc+1.0	V	The Max value of Input Voltage/Output Voltage is not over 6.5V. When the pulse width is 50ns or less, the Min value Input Voltage/Output Voltage is not lower than -1.0V.
Junction Temperature	Tjmax	150	°C	Junction temperature at the storage condition
Electrostatic discharge voltage (human body model)	V <sub>ESD</sub>	-4000 to +4000	V	

Memory Cell Characteristics (Ta=25°C, Vcc=1.7V to 5.5V)

Parameter		Limit	•	Unit
Farameter	Min	Тур	Max	Offic
Write Cycles (1)	1,000,000	-	-	Times
Data Retention (1)	40	•	-	Years

(1) Not 100% TESTED

**Recommended Operating Ratings** 

Recommended Operating Natings					
Parameter	Symbol	Rating	Unit		
Power Source Voltage	Vcc	1.7 to 5.5	V		
Input Voltage	VIN	0 to Vcc	_ v		

DC Characteristics (Unless otherwise specified, Ta=-40°C to +85°C, Vcc =1.7V to 5.5V)

Davamatav	C: made al		Limit		1.1	Conditions
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input High Voltage 1	V <sub>IH1</sub>	0.7Vcc	-	Vcc+1.0	V	
Input Low Voltage 1	V <sub>IL1</sub>	-0.3 <sup>(2)</sup>	-	+0.3Vcc	V	
Output Low Voltage 1	V <sub>OL1</sub>	-	-	0.4	V	I <sub>OL</sub> =3.0mA, 2.5V≦Vcc≦5.5V (SDA)
Output Low Voltage 2	V <sub>OL2</sub>	-	-	0.2	V	I <sub>OL</sub> =0.7mA, 1.7V≦Vcc<2.5V (SDA)
Input Leakage Current	ILI	-1	-	+1	μA	V <sub>IN</sub> =0 to Vcc
Output Leakage Current	ILO	-1	-	+1	μA	Vout=0 to Vcc (SDA)
Cumply Current (Mrite)	L	-	-	2.5	A	V <sub>CC</sub> =5.5V, f <sub>SCL</sub> =1MHz, t <sub>WR</sub> =5ms, Byte write, Page write BR24G128/256-3A
Supply Current (Write)	Icc <sub>1</sub>	-	-	4.5	mA mA	Vcc=5.5V, fscL=1MHz, twR=5ms, Byte write, Page write BR24G1M-3A
Supply Current (Read)	Icc2	-	-	2.0	mA	Vcc=5.5V, fscL=1MHz Random read, current read, sequential read
Standby Current	Isb	-	-	2.0		V <sub>CC</sub> =5.5V, SDA • SCL=V <sub>CC</sub> A0, A1, A2=GND, WP=GND BR24G128/256-3A
(2) When the sules width is 50no or		-	-	3.0	μА	V <sub>CC</sub> =5.5V, SDA · SCL=V <sub>CC</sub> A0, A1, A2=GND, WP=GND BR24G1M-3A

(2) When the pulse width is 50ns or less, it is -1.0V.

AC Characteristics (Unless otherwise specified, Ta=-40°C to +85°C, Vcc=1.7V to 5.5V)

Parameter .		Limit			l lait
Parameter	Symbol	Min	Тур	Max	Unit
Clock Frequency	fscL	-	-	1000	kHz
Data Clock "HIGH" Period	thigh	0.30	-	-	μs
Data Clock "LOW" Period	tLOW	0.5	-	-	μs
SDA, SCL (INPUT) Rise Time (1)	t <sub>R</sub>	-	-	0.12	μs
SDA, SCL (INPUT) Fall Time (1)	t <sub>F1</sub>	-	-	0.12	μs
SDA (OUTPUT) Fall Time (1)	t <sub>F2</sub>	-	-	0.12	μs
Start Condition Hold Time	thd:sta	0.25	-	-	μs
Start Condition Setup Time	tsu:sta	0.20	-	-	μs
Input Data Hold Time	t <sub>HD:DAT</sub>	0	-	-	ns
Input Data Setup Time	tsu:dat	50	-	-	ns
Output Data Delay Time	t <sub>PD</sub>	0.05	-	0.45	μs
Output Data Dold Time	t <sub>DH</sub>	0.05	-	-	μs
Stop Condition Setup Time	tsu:sto	0.25	-	-	μs
Bus Free Time	t <sub>BUF</sub>	0.5	-	-	μs
Write Cycle Time	twr	-	-	5	ms
Noise Spike Width (SDA, SCL)	tı	-	-	0.05	μs
WP Hold Time	thd:wp	1.0	-		μs
WP Setup Time	tsu:wp	0.1	-	-	μs
WP High Period	thigh:wp	1.0	-	-	μs

<sup>(1)</sup> Not 100% tested

# **AC Characteristics Condition**

Parameter	Symbol	Conditions	Unit
Load Capacitance	CL	100	pF
SDA, SCL (INPUT) Rise Time	t <sub>R</sub>	20	ns
SDA, SCL (INPUT) Fall Time	t <sub>F1</sub>	20	ns
Input Data Level	VIL1/VIH1	0.2Vcc/0.8Vcc	V
Input/Output Data Timing Reference Level	-	0.3V <sub>CC</sub> /0.7Vcc	V

# **Serial Input / Output Timing**




Figure 2-(a). Serial Input / Output Timing





Figure 2-(b). Start-Stop Bit Timing






Figure 2-(d). WP Timing at Write Execution




Figure 2-(e). WP Timing at Write Cancel

# **Block Diagram**





Figure 3. Block Diagram

# **Pin Configuration**



# **Pin Descriptions**

Terminal	Input/	Descr	iptions	
Name	Output	BR24G128/256-3A	BR24G1M-3A	
A0	Input	Slave address setting <sup>(2)</sup>	Don't use <sup>(1)</sup>	
A1	Input	Slave address setting <sup>(2)</sup>		
A2	Input	Slave address setting <sup>(2)</sup>		
GND	-	Reference voltage of all input / output, 0V		
SDA	Input/ Output	Serial data input serial data output		
SCL	Input	Serial clock input		
WP	Input	Write protect terminal		
VCC	-	Connect the power source.		

<sup>(1)</sup> Pins not used as device address may be set to any of 'H', 'L', and 'Hi-Z'.

<sup>(2)</sup> A0, A1 and A2 are not allowed to use as open

# **Typical Performance Curves**




Figure 4. Input High Voltage1 vs Supply Voltage (A0, A1, A2, SCL, SDA, WP)




Figure 5. Input Low Voltage1 vs Supply Voltage (A0, A1, A2, SCL, SDA, WP)




Figure 6. Output Low Voltage1 vs Output Low Current (Vcc=2.5V)




Figure 7. Output Low Voltage2 vs Output Low Current (Vcc=1.7V)




Figure 8. Input Leakage Current vs Supply Voltage (A0, A1, A2, SCL, WP)




Figure 10. Supply Current (Write) vs Supply Voltage ( $f_{SCL}$ =1MHz BR24G128/256-3A)




Figure 9. Output Leakage Current vs Supply Voltage (SDA)




Figure 11. Supply Current (Write) vs Supply Voltage (f<sub>SCL</sub>=1MHz BR24G1M-3A)




Figure 12. Supply Current (Read) vs Supply Voltage (fsci=1MHz)




Figure 13. Standby Current vs Supply Voltage (BR24G128/256-3A)




Figure 14. Standby Current vs Supply Voltage (BR24G1M-3A)






Figure 15. Clock Frequency vs Supply Voltage



0.6 **SPEC** Data Clock Low Period: tLow(µs) 0.5 Ta=-40°C 0.4 Ta= 25°C Ta= 85°C 0.3 0.2 0.1 0 2 5 0 3 6 Supply Voltage: Vcc(V)

Figure 16. Data Clock High Period vs Supply Voltage

Figure 17. Data Clock Low Period vs Supply Voltage






Figure 18. SDA (OUTPUT) Fall Time vs Supply Voltage

Figure 19. Start Condition Hold Time vs Supply Voltage




Figure 20. Start Condition Setup Time vs Supply Voltage






Figure 22. Input Data Hold Time vs Supply Voltage (LOW)




Figure 23 Input Data Setup Time vs Supply Voltage (HIGH)




Figure 24. Input Data Setup Time vs Supply Voltage (LOW)




Figure 26. Output Data Delay Time vs Supply Voltage




Figure 25. Output Data Delay Time vs Supply Voltage




Figure 27. Stop Condition Setup Time vs Supply Voltage




Figure 28. Bus Free Time vs Supply Voltage




Figure 29. Write Cycle Time vs Supply Voltage




Figure 30. Noise Spike Width vs Supply Voltage (SCL HIGH)




Figure 31. Noise Spike Width vs Supply Voltage (SCL LOW)




Figure 32. Noise Spike Width vs Supply Voltage (SDA HIGH)




Figure 34. WP Hold Time vs Supply Voltage




Figure 33. Noise Spike Width vs Supply Voltage (SDA LOW)




Figure 35. WP Setup Time vs Supply Voltage





Figure 36. WP High Period vs Supply Voltage

# **Timing Chart**

## 1. I2C BUS Data Communication

I<sup>2</sup>C BUS data communication starts by start condition input, and ends by stop condition input. Data is always 8bit long, and acknowledge is always required after each byte. I<sup>2</sup>C BUS data communication with several devices is possible by connecting with 2 communication lines: serial data (SDA) and serial clock (SCL).

Among the devices, there should be a "master" that generates clock and control communication start and end. The rest become "slave" which are controlled by an address peculiar to each device, like this EEPROM. The device that outputs data to the bus during data communication is called "transmitter", and the device that receives data is called "receiver".



#### 2. Start Condition (Start Bit Recognition)

- (1) Before executing each command, start condition (start bit) where SDA goes from 'HIGH' down to 'LOW' when SCL is 'HIGH' is necessary.
- (2) This IC always detects whether SDA and SCL are in start condition (start bit) or not, therefore, unless this condition is satisfied, any command cannot be executed.

# 3. Stop Condition (Stop Bit Recognition)

(1) Each command can be ended by a stop condition (stop bit) where SDA goes from 'LOW' to 'HIGH' while SCL is 'HIGH'.

#### 4. Acknowledge (ACK) Signal

- (1) This acknowledge (ACK) signal is a software rule to show whether data transfer has been made normally or not. In master-slave communication, the device (Ex. μ-COM sends slave address input for write or read command to this IC) at the transmitter (sending) side releases the bus after output of 8bit data.
- (2) The device (Ex. This IC receives the slave address input for write or read command from the μ-COM) at the receiver (receiving) side sets SDA 'LOW' during 9<sup>th</sup> clock cycle, and outputs acknowledge signal (ACK signal) showing that it has received the 8bit data.
- (3) This IC, after recognizing start condition and slave address (8bit), outputs acknowledge signal (ACK signal) 'LOW'.
- (4) After receiving 8bit data (word address and write data) during each write operation, this IC outputs acknowledge signal (ACK signal) 'LOW'.
- (5) During read operation, this IC outputs 8bit data (read data), and detects acknowledge signal (ACK signal) 'LOW'. When acknowledge signal (ACK signal) is detected, and stop condition is not sent from the master (μ-COM) side, this IC continues to output data. When acknowledge signal (ACK signal) is not detected, this IC stops data transfer, and recognizes stop condition (stop bit), and ends read operation. Then this IC becomes ready for another transmission.

#### 5. Device Addressing

- (1) Slave address comes after start condition from master.
- (2) The significant 4 bits of slave address are used for recognizing a device type. The device code of this IC is fixed to '1010'.
- (3) Next slave addresses (A2 A1 A0 --- device address) are for selecting devices, and plural ones can be used on a same bus according to the number of device addresses.
- (4) The most insignificant bit (R/W --- READ/WRITE) of slave address is used for designating write or read action, and is as shown below.

Setting R /  $\overline{w}$  to 0 ----- write (setting 0 to word address setting of random read) Setting R /  $\overline{w}$  to 1 ----- read

Туре	Slave address	Maximum number of Connected buses
BR24G128-3A, BR24G256-3A,	1 0 1 0 A2 A1 A0 R/W	8
BR24G1M-3A	1 0 1 0 A2 A1 P0 R/W	4

P0 is page select bit.

#### Write Command

#### 1. Write Cycle

(1) Arbitrary data can be written to EEPROM. When writing only 1 byte, Byte Write is normally used, and when writing continuous data of 2 bytes or more, simultaneous write is possible by Page Write cycle. The maximum number of write bytes is specified per device of each capacity.

Up to 256 arbitrary bytes can be written. (In the case of BR24G1M-3A)





Figure 38. Byte Write Cycle



- As for WA14, BR24G128-3A becomes don't care.
   As for WA15, BR24G128/256-3A becomes don't care.
  - As for BR24G128/256-3A becomes (n+63) As for BR24G1M-3A becomes (n+255)

Figure 39. Page Write Cycle




Figure 40. Difference of Slave Address of Each Type

- (2) During internal write execution, all input commands are ignored, therefore ACK is not returned.
- (3) Data is written to the address designated by word address (n-th address)
- (4) By issuing stop bit after 8bit data input, internal write to memory cell starts.
- (5) When internal write is started, command is not accepted for twR (5ms at maximum).
- 6) Using page write cycle, writing in bulk is done as follows: Up to 64Byte (BR24G128-3A, BR24G256-3A) Up to 256Byte (BR24G1M-3A)

The bytes in excess overwrite the data already sent first. (Refer to "Internal Address Increment")

- (7) As for page write cycle of BR24G128-3A and BR24G256-3A, where 2 or more bytes of data is intended to be written, after the 8 significant bits (BR24G128-3A) or 9 significant bits (BR24G256-3A) of word address are designated arbitrarily, only the value of 6 least significant bits in the address is incremented internally, so that data up to 64 bytes of memory only can be written.
- (8) As for page write cycle of BR24G1M-3A, where 2 or more bytes of data is intended to be written, after the page select bit 'P0' of slave, and the 8 significant bits of word address are designated arbitrarily, only the value of 8 least significant bits in the address is incremented internally, so that data up to 256 bytes of memory only can be written

#### 2. Notes on Write Cycle Continuous Input

List of numbers of page write


List of Hambers of page witte			
Number of Pages	64Byte	256Byte	
Product number	BR24G128-3A BR24G256-3A	BR24G1M-3A	

The above numbers are maximum bytes for respective types. Any bytes below these can be written.

In the case BR24G256-3A, 1 page=64bytes, but the page write cycle time is 5ms at maximum for 64byte bulk write. It does not stand 5ms at maximum × 64byte=320ms(Max)

#### 3. Internal Address Increment

Page write mode (in the case of BR24G128-3A)



For example, when it is started from address 3Eh, then, increment is made as below, 3Eh→3Fh→00h→01h··· please take note.

※3Eh···3E in hexadecimal, therefore, 00111110 becomes a binary number.

# 4. Write Protect (WP) Terminal

Write protect (WP) function

When WP terminal is set at Vcc (H level), data rewrite of all addresses is prohibited. When it is set GND (L level), data rewrite of all address is enabled. Be sure to connect this terminal to Vcc or GND, or control it to H level or L level. Do not leave it open.

In case of using it as ROM, it is recommended to connect it to pull up or Vcc. At extremely low voltage at power ON/OFF, by setting the WP terminal 'H', write error can be prevented.

#### **Read Command**

#### 1. Read Cycle

Read cycle is when data of EEPROM is read. Read cycle could be random read cycle or current read cycle. Random read cycle is a command to read data by designating a specific address, and is used generally. Current read cycle is a command to read data of internal address register without designating an address, and is used when to verify just after write cycle. In both the read cycles, sequential read cycle is available where the next address data can be read in succession.




Figure 41. Random Read Cycle




Figure 42. Current Read Cycle




Figure 43. Sequential Read Cycle (in the case of current read cycle)

- (1) In random read cycle, data of designated word address can be read.
- (2) When the command just before current read cycle is random read cycle, current read cycle (each including sequential read cycle), data of incremented last read address (n)-th, i.e., data of the (n+1)-th address is output.
- (3) When ACK signal 'LOW' after D0 is detected, and stop condition is not sent from master (μ-COM) side, the next address data can be read in succession.
- (4) Read cycle is ended by stop condition where 'H' is input to ACK signal after D0 and SDA signal goes from 'L' to 'H' while at SCL signal is 'H'.
- (5) When 'H' is not input to ACK signal after D0, sequential read gets in, and the next data is output.

  Therefore, read command cycle cannot be ended. To end read command cycle, be sure to input 'H' to ACK signal after D0, and the stop condition where SDA goes from 'L' to 'H' while SCL signal is 'H'.
- (6) Sequential read is ended by stop condition where 'H' is input to ACK signal after arbitrary D0 and SDA is asserted from 'L' to 'H' while SCL signal is 'H'.




Figure 44. Difference of Slave Address of Each Type

#### **Software Reset**

Software reset is executed to avoid malfunction after power ON, and during command input. Software reset has several kinds, and 3 kinds of them are shown in the figure below. (Refer to Figure 45-(a), Figure 45-(b), Figure 45-(c)) Within the dummy clock input area, the SDA bus is released ('H' by pull up) and ACK output and read data '0' (both 'L' level) may be output from EEPROM. Therefore, if 'H' is input forcibly, output may conflict and over current may flow, leading to instantaneous power failure of system power source or influence upon devices.




Figure 45-(a). The Case of Dummy Clock x 14 +START+START+ Command Input




Figure 45-(b). The Case of START + Dummy Clock × 9 +START+ Command Input




Figure 45-(c). START×9+ Command Input

**XStart command from START input.** 

## **Acknowledge Polling**

During internal write execution, all input commands are ignored, therefore ACK is not returned. During internal automatic write execution after write cycle input, next command (slave address) is sent, and if the first ACK signal sends back 'L', then it means end of write operation, else 'H' is returned, which means writing is still in progress. By the use of acknowledge polling, next command can be executed without waiting for twee 5ms.

To write continuously,  $R\overline{W} = 0$ , then to carry out current read cycle after write, slave address with  $R\overline{W} = 1$  is sent, and if ACK signal sends back 'L', then execute word address input and data output and so forth.




Figure 46. Case to Continuous Write by Acknowledge Polling

## **WP Valid Timing (Write Cancel)**

WP is usually fixed to 'H' or 'L', but when WP is used to cancel write cycle and so on, pay attention to the following WP valid timing. During write cycle execution, inside cancel valid area, by setting WP='H', write cycle can be cancelled. In both byte write cycle and page write cycle, the area from the first start condition of command to the rise of clock to take in D0 of data(in page write cycle, the first byte data) is the cancel invalid area.

WP input in this area becomes 'Don't care'. The area from the rise of SCL to take in D0 to the stop condition input is the cancel valid area. Furthermore, after the execution of forced end by WP, the IC enters standby status..




Figure 47. WP Valid Timing

### **Command Cancel by Start Condition and Stop Condition**

During command input, by continuously inputting start condition and stop condition, command can be cancelled. (Figure 48.) However, within ACK output area and during data read, SDA bus may output 'L'. In this case, start condition and stop condition cannot be input, so reset is not available. Therefore, execute software reset. When command is cancelled by start-stop condition during random read cycle, sequential read cycle, or current read cycle, internal setting address is not determined. Therefore, it is not possible to carry out current read cycle in succession. To carry out read cycle in succession, carry out random read cycle.




Figure 48. Case of Cancel by Start, Stop Condition during Slave Address Input

## I/O Peripheral Circuit

#### 1. Pull Up Resistance of SDA Terminal

SDA is NMOS open drain, so it requires a pull up resistor. As for this resistor value ( $R_{PU}$ ), select an appropriate value from microcontroller  $V_{IL}$ ,  $I_L$ , and  $V_{OL}$ - $I_{OL}$  characteristics of this IC. If  $R_{PU}$  is large, operating frequency is limited. The smaller the  $R_{PU}$ , the larger is the supply current (Read).


#### 2. Maximum Value of RPU

The maximum value of R<sub>PU</sub> is determined by the following factors.

(1)SDA rise time to be determined by the capacitance ( $C_{BUS}$ ) of bus line of  $R_{PU}$  and SDA should be  $t_R$  or lower.

Furthermore, AC timing should be satisfied even when SDA rise time is late.

(2)The bus electric potential A to be determined by input leak total (I<sub>L</sub>) of device connected to bus at output of 'H' to SDA bus and R<sub>PU</sub> should sufficiently secure the input 'H' level (V<sub>IH</sub>) of microcontroller and EEPROM including recommended noise margin of  $0.2V_{CC}$ .



#### 3. Minimum Value of RPU

The minimum value of R<sub>PU</sub> is determined by the following factors.

(1) When IC outputs LOW, it should be satisfied that Volmax=0.4V and Iolmax=3mA.

$$\frac{\text{Vcc-Vol}}{\text{Rpu}} \le \text{IoL}$$

$$\therefore \text{Rpu} \ge \frac{\text{Vcc-Vol}}{\text{Iol}}$$

(2) V<sub>OLMAX</sub>=0.4V should secure the input 'L' level (V<sub>IL</sub>) of microcontroller and EEPROM including recommended noise margin 0.1V<sub>CC</sub>.

Figure 49. I/O Circuit Diagram

$$V_{OLMAX} \leq V_{IL}-0.1 V_{CC}$$

Ex.) V<sub>CC</sub> =3V, V<sub>OL</sub>=0.4V, I<sub>OL</sub>=3mA, microcontroller, EEPROM V<sub>IL</sub>=0.3V<sub>CC</sub>

from (1) RPU 
$$\geq \frac{3-0.4}{3\times10^{-3}}$$
  
 $\geq 867 \ [\Omega]$   
And  $V_{OL}=0.4 \ [V]$   
 $V_{IL}=0.3\times3$   
 $=0.9 \ [V]$ 

Therefore, the condition (2) is satisfied.

#### 4. Pull Up Resistance of SCL Terminal

When SCL control is made at the CMOS output port, there is no need for a pull up resistor. But when there is a time where SCL becomes 'Hi-Z', add a pull up resistor. As for the pull up resistor value, one of several  $k\Omega$  to several ten  $k\Omega$  is recommended in consideration of drive performance of output port of microcontroller.

#### **Cautions on Microcontroller Connection**

#### 1. Rs

In I<sup>2</sup>C BUS, it is recommended that SDA port is of open drain input/output. However, when using CMOS input / output of tri state to SDA port, insert a series resistance R<sub>S</sub> between the pull up resistor R<sub>PU</sub> and the SDA terminal of EEPROM. This is to control over current that may occur when PMOS of the microcontroller and NMOS of EEPROM are turned ON simultaneously. R<sub>S</sub> also plays the role of protecting the SDA terminal against surge. Therefore, even when SDA port is open drain input/output, R<sub>S</sub> can be used.




Figure 50. I/O Circuit Diagram

Figure 51. Input / Output Collision Timing

#### 2. Maximum Value of Rs

The maximum value of Rs is determined by the following relations.

- (1) SDA rise time to be determined by the capacitance (C<sub>BUS</sub>) of bus line and R<sub>PU</sub> of SDA should be t<sub>R</sub> or lower. Furthermore, AC timing should be satisfied even when SDA rise time is slow.
- (2) The bus electric potential (a) to be determined by R<sub>PU</sub> and R<sub>S</sub> the moment when EEPROM outputs 'L' to SDA bus should sufficiently secure the input 'L' level (V<sub>IL</sub>) of microcontroller including recommended noise margin of 0.1V<sub>CC</sub>.




Figure 52. I/O Circuit Diagram

$$\frac{(\text{Vcc-Vol)} \times \text{Rs}}{\text{Rpu+Rs}} + \text{Vol+0.1Vcc} \leq \text{Vil}$$

$$\therefore \text{Rs} \leq \frac{\text{Vil-Vol-0.1Vcc}}{1.1\text{Vcc-Vil}} \times \text{Rpu}$$

Ex.) VCC=3V VIL=0.3VCC VOL=0.4V RPU=20k  $\Omega$ 

Rs 
$$\leq \frac{0.3x3 - 0.4 - 0.1x3}{1.1x3 - 0.3x3} \times 20x10^{3}$$
  
 $\leq 1.67 [k\Omega]$ 

#### 3. Minimum Value of Rs

The minimum value of  $R_S$  is determined by over current at bus collision. When over current flows, noises in power source line and instantaneous power failure of power source may occur. When allowable over current is defined as I, the following relation must be satisfied. Determine the allowable current in consideration of the impedance of power source line in set and so forth. Set the over current to EEPROM to 10mA or lower.




Figure 53. I/O Circuit Diagram

$$\frac{\text{VCC}}{\text{Rs}} \le I$$

∴ Rs  $\ge \frac{\text{VCC}}{I}$ 

Ex.) Vcc=3V, I=10mA

Rs  $\ge \frac{3}{10 \times 10^{3}}$ 
 $\ge 300 [\Omega]$ 

# I/O Equivalence Circuit

#### 1. Input (A0, A1, A2, SCL, WP)




Figure 54. Input Pin Circuit Diagram

#### 2. Input / Output (SDA)




Figure 55. Input / Output Pin Circuit Diagram

# **Power-Up/Down Conditions**

At power on, the IC's internal circuits may go through unstable low voltage area as the Vcc rises, making the IC's internal logic circuit not completely reset, hence, malfunction may occur. To prevent this, the IC is equipped with POR circuit and LVCC circuit. To assure the operation, observe the following conditions at power ON.

- 1. Set SDA = 'H' and SCL ='L' or 'H'
- 2. Start power source so as to satisfy the recommended conditions of tR, toff, and Vbot for operating POR circuit.




Figure 56. Rise Waveform Diagram

# Recommended conditions of tR, tOFF, Vbot

t <sub>R</sub>	toff	V <sub>bot</sub>	
10ms or below	10ms or larger	0.3V or below	
100ms or below	10ms or larger	0.2V or below	

3. Set SDA and SCL so as not to become 'Hi-Z'.

When the above conditions 1 and 2 cannot be observed, take the following countermeasures.

(1) In the case when the above condition 1 cannot be observed such that SDA becomes 'L' at power ON. →Control SCL and SDA as shown below, to make SCL and SDA, 'H' and 'H'.




Figure 57. When SCL= 'H' and SDA= 'L'




Figure 58. When SCL='L' and SDA='L'

- (2) In the case when the above condition 2 cannot be observed.
  - →After power source becomes stable, execute software reset(Page19).
- (3) In the case when the above conditions 1 and 2 cannot be observed.
  - $\rightarrow$ Carry out (1), and then carry out (2).

# **Low Voltage Malfunction Prevention Function**

LVCC circuit prevents data rewrite operation at low power, and prevents write error. At LVCC voltage (Typ =1.2V) or below, data rewrite is prevented.

### **Noise Countermeasures**

## 1. Bypass Capacitor

When noise or surge gets in the power source line, malfunction may occur, therefore, it is recommended to connect a bypass capacitor (0.1 $\mu$ F) between the IC's V<sub>CC</sub> and GND pins. Connect the capacitor as close to IC as possible. In addition, it is also recommended to connect a bypass capacitor between board's V<sub>CC</sub> and GND.

## **Operational Notes**

- 1. Described numeric values and data are design representative values only, and the values are not guaranteed.
- 2. We believe that the application circuit examples in this document are recommendable. However, in actual use, confirm characteristics further sufficiently. If changing the fixed number of external parts is desired, make your decision with sufficient margin in consideration of static characteristics, transient characteristics, and fluctuations of external parts and our LSI.
- 3. Absolute maximum ratings

If the absolute maximum ratings such as supply voltage, operating temperature range, and so on are exceeded, LSI may be destroyed. Do not supply voltage or subject the IC to temperatures exceeding the absolute maximum ratings. In case of fear of exceeding the absolute maximum ratings, take physical safety countermeasures such as adding fuses, and see to it that conditions exceeding the absolute maximum ratings should not be supplied to the LSI.

- 4. GND electric potential
  - Set the voltage of GND terminal lowest at any operating condition. Make sure that each terminal voltage is not lower than that of GND terminal.
- 5. Thermal design

Use a thermal design that allows for a sufficient margin by taking into account the permissible power dissipation (Pd) in actual operating conditions.

- 6. Short between pins and mounting errors
  - Be careful when mounting the IC on printed circuit boards. The IC may be damaged if it is mounted in a wrong orientation or if pins are shorted together. Short circuit may be caused by conductive particles caught between the pins.
- 7. Operating the IC in the presence of strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.

**Part Numbering** 

B R 2 4 G x x x x x x - 3 A

x x x x

**BUS** type

24 : I<sup>2</sup>C

Operating temperature/ Operating Voltage

-40°C to +85°C/ 1.7V to 5.5V

Capacity

128=128K 256=256K 1M=1024K

**Package** 

FVJ : TSSOP-B8J NUX : VSON008X2030

**Process Code** 

Revision

G : Halogen free Blank : Not Halogen free

As an exception, VSON008X2030 package will be Halogen free with "Blank"

T : 100% Sn Blank : 100% Sn

# **Packaging and Forming Specification**

E2 : Embossed tape and reel

(SOP8,SOP-J8, SSOP-B8,TSSOP-B8, TSSOP-B8J)

TR : Embossed tape and reel

(MSOP8, VSON008X2030)

None : Tube


(DIP-T8)


Lineup


Canacitu	Package		Oudevelle Deut Niverheit		Damada	
Capacity	Type	Quantity	Orderable Part Number		Remark	
128K	DIP-T8	Tube of 2000	BR24G128	-3A	Not Halogen free	100% Sn
	SOP8	Reel of 2500	BR24G128F	-3AGTE2	Halogen free	100% Sn
	SOP-J8	Reel of 2500	BR24G128FJ	-3AGTE2	Halogen free	100% Sn
	SSOP-B8	Reel of 2500	BR24G128FV	-3AGTE2	Halogen free	100% Sn
	TSSOP-B8	Reel of 3000	BR24G128FVT	-3AGE2	Halogen free	100% Sn
	TSSOP-B8J	Reel of 2500	BR24G128FVJ	-3AGTE2	Halogen free	100% Sn
	MSOP8	Reel of 3000	BR24G128FVM	-3AGTTR	Halogen free	100% Sn
	VSON008X2030	Reel of 4000	BR24G128NUX	-3ATTR	Halogen free	100% Sn
	DIP-T8	Tube of 2000	BR24G256	-3A	Not Halogen free	100% Sn
256K	SOP8	Reel of 2500	BR24G256F	-3AGTE2	Halogen free	100% Sn
	SOP-J8	Reel 01 2500	BR24G256FJ	-3AGTE2	Halogen free	100% Sn
	SSOP-B8	Reel of 2500	BR24G256FV	-3AGTE2	Halogen free	100% Sn
	TSSOP-B8	Reel of 3000	BR24G256FVT	-3AGE2	Halogen free	100% Sn
1M	DIP-T8	Tube of 2000	BR24G1M	-3A	Not Halogen free	100% Sn
	SOP8	Dool of 2500	BR24G1MF	-3AGTE2	Halogen free	100% Sn
	SOP-J8	Reel of 2500	BR24G1MFJ	-3AGTE2	Halogen free	100% Sn


# **Physical Dimensions Tape and Reel information**


DIP-T8


















#### SSOP-B8







**TSSOP-B8** 







## TSSOP-B8J













#### VSON008X2030








## **Marking Diagrams**




















**Marking Information** 

Capacity	Product Name Marking	Package	
128K	BR24G128A	DIP-T8	
	40404	SOP8	
	4G12A	SOP-J8	
	4GHA	SSOP-B8	
	4G12A	TSSOP-B8	
	4G1 2A3	TSSOP-B8J	
	4GH A□3	MSOP8	
	4G1 2A3	VSON008X2030	
256K	BR24G256A	DIP-T8	
	4G25A	SOP8	
	4G25A	SOP-J8	
	4GJA	SSSOP-B8	
	4G25A	TSSOP-B8	
	BR24G1MA	DIP-T8	
1M	4G1MA	SOP8	
	4GTWA	SOP-J8	

**Revision History** 

evision mistory				
Date	Revision	Changes		
12.Apr.2012	001	New Release		
25.Feb.2013	002	Update some English words, sentences' descriptions, grammar and formatting. Update Part Numbering. Delete Lineup.		
31.May.2013	003	P1 Change format of package line-up table. P.3 Add VESD in Absolute Maximum Ratings P.6 Add directions in Pin Descriptions		
04.Jul.2013	P.4 Change Start Condition Setup Time from 0.25us to 0.20us. P.26 Update Part Numbering. Add Lineup table.			
02.May.2014	005	P.17,24,26 Japanese datasheet updated		
18.Jun.2015	006	P.3 Change unit of power dissipation from mW to W. P.24 Japanese datasheet updated		

# **Notice**

#### **Precaution on using ROHM Products**

Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JAPAN	USA	EU	CHINA
CLASSⅢ	CLASSIII	CLASS II b	CI 700 III
CLASSIV		CLASSⅢ	CLASSⅢ

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

#### Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Notice-PGA-E Rev.001

## **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

# **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
  may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
  exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

# **Precaution for Product Label**

QR code printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

#### **Precaution for Foreign Exchange and Foreign Trade act**

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### **Other Precaution**

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice-PGA-E Rev.001

#### **General Precaution**

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Notice – WE © 2015 ROHM Co., Ltd. All rights reserved.